

experimenting with the SC/MP (4)

Until now the only method of transferring data to and from the SC/MP system has been via the display LEDs and the address and data switches on the RAM I/O card. This has involved converting hexadecimal data and addresses into their binary equivalents, then setting these up, bit for bit, on the appropriate switches — a procedure which is extremely time-consuming, and also greatly increases the chance of entering a bit falsely. With a hexadecimal input/output however, each hexadecimal digit has its own key and the entered digit is displayed directly on a seven-segment display.

The hardware for the HEX I/O consists of separate input and output circuits.

Hexadecimal input

The keyboard is composed of 24 push-button switches (see figure 1), 16 of which are reserved for the hexadecimal digits 0...F, whilst the remaining 8 switches (S1...S8) are used as command keys. A command key can be used to make the microprocessor execute a specific routine simply by pressing a single switch.

The 24 keys are connected to three octal-to-binary encoders (IC1...IC3). The outputs of two of the encoders are NANDed together, so that the state of all 24 keys can be expressed in 8 bits. These 8 bits are then routed onto the data bus of the SC/MP via tri-state buffers.

The 8-bit code generated by the keyboard can be divided into three subsections (see table 1a). Bits 00...03 identify the hexadecimal digits, bits 04...06 contain the inverted value of the command keys, whilst bit 07 is '0' if no key is pressed.

Table 1b gives three examples of the keyboard code. The left hand column indicates the key which has been pressed and the corresponding code is shown on the right. Only one key should be pressed at a time, since only the code of the 'highest' key will appear at the output if several keys are pressed simultaneously. Keys 8...F have priority over 0...7, which in turn override the command keys.

The outputs of the tri-state buffers

By abolishing the restriction of having to work exclusively in binary code, the hexadecimal input/output unit described in this article considerably increases the ease and speed with which the user can communicate with the SC/MP — providing, of course, that he has a thorough grasp of the relevant software.

H. Kampschulte, H. Huschitt

(IC4, IC5) are enabled (via address logic gates N4...N9) by the address decoder of the CPU card. The keyboard will respond to any address between 17 x 8 and 17 x F, where 'x' can be any value (i.e. 'don't care'). Alternatively, as described in part 3 ('page-address structure'), the address can be located on the first memory page between 07 x 8 and 07 x F.

Hexadecimal output

Figure 2 shows the circuit diagram of the hexadecimal output. Basically, this is a relatively self-contained unit that can store eight hexadecimal digits (and several other symbols) and display them on eight seven-segment LED displays.

Each of the LED displays has its own address, so that the output unit actually has a total of eight (groups of) addresses: 17 x 0...17 x 7 (or 07 x 0...07 x 7), where 'x' again stands for 'don't care'. The last three bits of the address indicate the particular seven-segment display. Thus the address ending ...000 will indicate display 0.


In the circuit, these last three bits are applied to the 'B' input of a multiplexer IC (IC14). When entering new data, this information is passed to the address inputs of a 16 x 8 bit 'scratch-pad' memory (IC15 and IC16). 8 bytes of this memory are used to store the data for the 8 displays, as present on the data bus, during the Negative Write Data Strobe (NWDS).

Having stored the information, the next step is to display it. A clock generator (N36) drives a 4-bit binary counter (IC18), three outputs of which are actually used. These three outputs are connected to the 'A' input of the multiplexer (IC14); when this input is selected (in the display mode) the memory will be scanned continuously and the data for the 8 displays will appear sequentially at its output. At the same time, the three outputs of the counter are decoded by a BCD to Decimal decoder-driver (IC17) and used to enable each of the 8 displays in turn.


The data appearing at the memory output are buffered by the open-collector buffer/drivers N20...N27 and used to enable the segments of the displays. Each bit corresponds to one of the seg-

Figure 1. The circuit diagram of the hexadecimal input.


Figure 2. The circuit diagram of the hexadecimal output.




1



2



3

Bit	07	06	05	04	03	02	01	00
Segment d.p.	g	f	e	d	c	b	a	


9863.3

Figure 3. This figure shows which display segments are enabled by which bits of the data byte.

Figure 4. This figure shows the track patterns and component layouts of the top (4a and 4b) and bottom (4c and 4d) sides of the HEX I/O printed circuit board (EPS 9893).

ments, as shown in figure 3, so no further decoding is required. If, for example, data bit 00 is a '1', then segment 'a' lights up. The data-byte 01110110 would enable segments b, c, e, f and g, resulting in the letter 'H' being displayed (note that the binary number should be 'read' from right to left, so that the extreme right-hand digit corresponds to segment 'a!'). In this way any desired symbol can be represented on the displays.

Whilst data is being written into the

4a

scratch-pad memory the display is randomised. This is due to the fact that the clocked counter (IC18) has no halt facility, thus when the B inputs of the multiplexer (IC14) are enabled, the digit enable is no longer synchronised with the segment drive. However the write-cycle is so short that this effect should be scarcely perceptible.

The printed circuit board

All the components (including the key-board and display) for both the input

and output circuits are mounted on the same board. As may be seen from figure 1, this board also accommodates the NRST and Halt-reset switches, which means that the SC/MP system can be built without the RAM I/O card. If the RAM I/O card is retained however, then the switches and flip-flops for the above functions can naturally be omitted from the HEX I/O board. The relevant components are: S25, S26, R3, R4, R5, R39, R40, R41, D1, IC13.

To keep its size down to reasonable pro-

Parts list to figure 4b.


Displays 0 ... 7 = HP-7750

D1 = LED in S26

S1 ... S25 = Schadow digitast
SPDT

S26 = Schadow digitast SPDT
+ LED

4b



portions, the board is double-sided with plated through holes. Figures 4a and 4b show the track pattern and component layout on the upper side of the board; figures 4c and 4d show the underside. The design of the board takes into account the possibility of mounting the input/output unit in a console or plinth. To this end the upper side of the board (see figure 4b) contains only the keyboard switches, the connector and the displays. Ideally, the displays should then be soldered direct to the board, i.e.


without using connector sockets. The board can be covered with a sheet of red perspex, with a section cut out to allow access to the keyboard. All the remaining components are mounted on the underside of the board (see figure 4d). All connections to and from the HEX I/O board (including those to the busboard) are made via connectors. Figure 5 shows the details of the wiring between the HEX I/O board and the bus board. The connections shown as dotted lines should only be made if the

RAM I/O card is omitted.

Power supply

Before starting on the software, it is important to make sure that all hardware is operating satisfactorily. This will not always be the case if the supply voltages are not accurately maintained. All supply voltages should be within 5% of the nominal values, and this is particularly the case if SC/MP II is used ($V_{CC} = 5\text{ V} \pm 5\%$). Note that this voltage should be present at the pins of the IC!

4c



Even if the output of the power supply itself is within the tolerance, a voltage drop in (excessively) long supply lines may just be sufficient to reduce the voltage at the IC to below the minimum required for reliable performance. In case of doubt, it is advised to check the supply voltages at the pins of the ICs. Next month we hope to publish a suitable power supply for the SC/MP.

I/O software

In contrast to the RAM I/O card, the

Parts list to figure 4d.

Resistors:

R1 = 1 k
R2 ... R5, R40 ... R42 = 4k7
R6 ... R9, R18 ... R21 = 2k2
R10 ... R17 = 82 Ω *
R22 ... R29 = 820 Ω
R30 ... R37 = 470 Ω
R38, R39 = 330 Ω

Capacitors:

C1 ... C5,

C7 ... C10 = 100 ... 150 n
C6 = 100 μ /6 V (tantalum)

Semiconductors:

IC1 ... IC3 = 74148
IC4, IC5 = 74125
IC6, IC10 = 7400
IC7, IC8 = 4049
IC9 = 74132
IC11, IC12 = 7416 (7406)
IC13 = 7474
IC14 = 74157
IC15, IC16 = 7489


IC17 = 74141


IC18 = 7493

T1 ... T8 = BC 177 or equ.

* If greater display brightness is required, the value of R10 ... R17 may be reduced to 47 Ω .

4d





9863 5

Table 1a.




Table 1b.

	Code
Command 3	01110000 (70)
Data C	11000000 (C0)
	11111100 (FC)

Table 2.

START = 0000		
0000	08	NOP
0001	C417	LDI 17 ; load PTR 1 with address
0003	35	XPAH 1 ; of output
0004	C400	LDI 00 ; load data for display 5
0006	C905	ST 5 (1) ; into display memory
0008	C454	LDI 54 ; load letter 'n' for
000A	C907	ST 7 (1) ; display 7
000C	C45C	LDI 5C ; load letter 'o' for
000E	C906	ST 6 (1) ; display 6 and
0010	C901	ST 1 (1) ; display 1
0012	C479	LDI 79 ; 'E' for
0014	C904	ST 4 (1) ; display 4
0016	C450	LDI 50 ; etc.
0018	C900	ST 0 (1)
001A	C902	ST 2 (1)
001C	C903	ST 3 (1)
001E	00	HALT
		• END


hexadecimal input/output requires the assistance of a certain amount of software to perform its task. As far as the output section is concerned, this is relatively simple. To transfer the required data to a particular display a 'STORE' instruction is used. The displacement value of this instruction determines which display is addressed.

In the example shown in figure 6, the letter 'P' is to be displayed on display 3. In this case the effective address is calculated using indexed addressing via PTR 1.

Table 2 lists a programme which will also test the hardware involved. This programme, which must be loaded into the RAM of the RAM I/O card, will display the words 'no Error'.

A second example programme which will display a well-known name is listed in table 3.

The software required to interrogate the keyboard is somewhat more complicated. Figure 7 shows the flow-diagram for the simplest possible programme which allows the state of the 16 data keys to be tested. After the start of the programme, the 8 bits of keyboard data are loaded into the AC. This continues until bit 07 is '1', thereby indicating that a key has been pressed. Before the keyboard data is further processed, a delay instruction is executed to ensure the data is valid (i.e. allow for contact bounce).



Since only the state of the data keys is to be tested, the AC is first masked by 0F, after which the new contents of the AC are stored in memory. The state of data-bit 07 is tested once more, and so on until it is '0' (the key is released), upon which a second delay instruction follows. The cycle may then be repeated if so desired.

A slightly more complicated demonstration programme which will display the contents of the data keys on the readout is listed in table 4. Once the programme has been loaded into the RAM on the RAM I/O card and started by operating the NRST switch, pressing one of the data keys, e.g. key A, will result in the letter A appearing on display 0. If then key B is pressed, the letter B will appear on the next display, and so on until all 8 displays are enabled. The programme can then be repeated by operating the NRST.

The above programme is simply intended to demonstrate the HEX I/O, and cannot in fact do anything apart from display the 'contents' of a data key. The programme which enables the keyboard to perform its true function, i.e. modify the contents of the memory, is given in table 5 (see figure 8 for the flow-diagram). This involves investing a certain amount of time, since the programme, which is 200 bytes long, must be written into RAM using the data switches.




Table 1. This table shows the formats of the 8-bit code generated by the keyboard.

Table 2. This programme will cause the words 'no Error' to appear on the displays.

Table 3. A 'surprise' programme.

Figure 5. The connections between the HEX I/O board and the bus board. The connections which are shown as dotted lines are made only if the NRST and Halt-reset functions on the RAM I/O card are no longer being used.

Table 3.

0000	08
0001	C417
0003	35
0004	C450
0006	C900
0008	C45C
000A	C901
000C	C478
000E	C902
0010	C475
0012	C903
0014	C479
0016	C904
0018	C906
001A	C438
001C	C905
001E	C400
0020	C907
0022	00


Once the programme is started (by pressing the NRST key), the display will show 1E00xx, where 'xx' are the contents of 'address' 1E00. The command key which generates the code 10000000 (i.e. key C0) is the 'NEXT' key. Pressing this key results in 1E01yy appearing on the displays, where 'yy' represent the contents of address 1E01. In this way it is possible to read out the contents of every location of the same page in memory. After 1FFF the displays show 1000 since there is no carry to the 4 most significant address bits.

In order to modify the contents of a memory location, the new data is entered at the desired address by means of the data keys. For example, pressing key A twice, will result in 'AA' being written into the desired address.

If the 'user's programme' is to commence at a start address other than 1E00, then the loader programme should be modified accordingly. Using the data switches, the lower-order byte of the desired start address is loaded into address 0009 and the higher-order byte into address 000C.

Once the user's programme has been loaded into memory, one would normally expect to start it by operating the NRST key. However, since the loader programme precedes the user's programme in the memory, the loader programme must first be modified: it will have to start with an instruction 'jump

6



'P' d,p. g f e d c b a

 0 1 1 1 0 0 1 1 = 73

(PTR 1) = 1700

Address display 3 = 17x3

LDI 73 C473

ST3 (1) C903

9863 6


Figure 6. An example of how a particular symbol, in this case the letter P, is presented on a specific display.

Figure 7. The flow diagram for a simple keyboard routine.

Table 4. The listing for the HEX I/O demonstration programme.

Table 5. The listing for the HEX I/O loader programme.

7



9863 7

Table 4.

START = 0000

0000	08	NOP	
0001	C408	LDI L (KB)	
0003	31	XPAL 1	; load PTR 1 with
0004	C417	LDI H (KB)	; EA of 'KB'
0006	35	XPAH 1	
0007	C400	LDI L (DISPL)	
0009	32	XPAL 2	
000A	C417	LDI H (DISPL)	; load PTR 2 with
000C	36	XPAH 2	; EA of 'DISPL'

LABEL 1:

000D	C100	LD 0 (1)	; load keyboard
000F	94FC	JP LABEL 1	; bit 7 = 0, no key pressed
0011	D40F	ANI 0F	; mask bits 0 - 3
0013	01	XAE	; in E, indirect addressing
0014	C427	LDI L (TAB)	
0016	33	XPAL 3	; 'TAB' to PTR 3 (higher byte = 00)
0017	C380	LD-128 (3)	; addressing via E
0019	CE01	ST @ 1 (2)	; display 7-segment 'code'
001B	8F0A	DLY 0A	; delay approx 10 msec.

LABEL 2:

```
001D C100 LD 0 (1) ; wait until key is released
001F 9402 JP DLY ;
0021 90FA JMP LABEL 2
0023 8F0A DLY 0A ; delay approx. 10 msec.
0025 90E6 JMP LABEL 1
```

TAB: : Table with 7-segment code.

• BYTE 3F, 06, 5B, 4F, 66, 6D, 7D, 07

0027	3F	• BYTE 3F, 06, 5B, 4F, 66, 6D, 7D, 0
0028	06	
0029	5B	
002A	4F	
002B	66	
002C	6D	
002D	7D	
002E	07	
002F	7F	• BYTE 7F, 6F, 77, 7C, 58, 5E, 79, 71
0030	6F	
0031	77	
0032	7C	
0033	58	
0034	5E	
0035	79	
0036	71	

• END

Table 5.

HEX I/O LOADER

0000	08	NOP		0075	C501	LD @ 1 (1)	; increment PTR 1
0001	9005	JMP START	; programme start	0077	909B	JMP \$1	; jump back without loading
0003	08	NOP				RAM:	; into 'adr'
0004	08	NOP	; space for start routine	0079	00	• BYTE 00	
0005	08	NOP	; of user's programme	007A	00	KBOARD:	; memory storage for keyboard
0006	08	NOP				• BYTE 00	; data
0007	08	NOP		007B	00	P1L:	
		START:				• BYTE 00	
0008	C400	LDI L (ADR)		007C	00	P1H:	; 2 bytes for (PTR 1)
000A	31	XPAL 1	; load PTR 1 with start address			• BYTE 00	
000B	C41E	LDI H (ADR)		007D	00	COUNT:	
000D	35	XPAH 1				• BYTE 00	
000E	C402	LDI L (DISPL)		007E	00	SEGM 7:	; RAM-byte for 7-segment code
0010	32	XPAL 2	; load PTR 2 with EA of display			• BYTE 00	
0011	C417	LDI H (DISPL)	; digit 2	007F	C0FE	LD SEGM 7	
0013	36	XPAH 2		0081	CAFF	ST - 1 (2)	data to display '1'
		\$1:		0083	40	LDE	
0014	C402	LDI 02		0084	C8F4	ST RAM	
0016	C866	ST COUNT	; load cycle counter	0086	C4A2	LDI L (LDKB) - 1	
0018	C4C9	LDI L (TAB)		0088	33	XPAL 3	
001A	33	XPAL 3	; load PTR 3 with EA of table	0089	C400	LDI H (LDKB)	
001B	C400	LDI H (TAB)	; for converting binary to	008B	37	XPAH 3	
001D	37	XPAH 3	; 7-segment 'code'	008C	3F	XPPC 3	; to keyboard routine
001E	31	XPAL 1		008D	CAFE	ST - 2 (2)	; data to display '0'
001F	C859	ST RAM	; fetch lower byte of 'adr'	008F	C0E9	LD RAM	
0021	31	XPAL 1		0091	1E	RR	
		\$2:		0092	1E	RR	
0022	C40F	LDI 0F		0093	1E	RR	
0024	D054	AND RAM	; mask bits 0 - 3	0094	1E	RR	
0026	01	XAE	; load E for indirect addressing	0095	58	ORE	
0027	C380	LD - 128 (3)	; fetch 7-segment 'code' and	0096	01	XAE	
0029	CE01	ST @ 1 (2)	; store in display, digit 2	0097	C0E3	LD P1L	
002B	C04D	LD RAM		0099	31	XPAL 1	
002D	1C	SR	; bits 4 - 7 of lower byte of	009A	C0E1	LD P1H	; reload PTR 1 with
002E	1C	SR	; PTR 1 (higher byte in second			XPAL 1	; previous contents
002F	1C	SR	; cycle) = 'adr', are shifted	009C	35	XPAH 1	
0030	1C	SR	; into bits 0 - 3	009D	40	LDE	
0031	01	XAE		009E	C900	ST 0 (1)	
0032	C380	LD - 128 (3)	; fetch 7-segment code	00A0	3F	XPPC	; in 'LDKB' wait for key = '1'
0034	CE01	ST @ 1 (2)		00A1	90CC	JMP \$11	
0036	B846	DLDCOUNT				LDKB:	; load keyboard routine
0038	9808	JZ \$3	; 2 cycles completed?	00A3	C408	LDI L (KB)	
003A	35	XPAH 1		00A5	31	XPAL 1	
003B	C83D	ST RAM	; fetch higher 'adr' byte	00A6	C417	LDI H (KB)	
003D	35	XPAH 1		00A8	35	XPAH 1	; load PTR 1 with EA of keyboard
003E	90E2	JMP \$2	; jump for second cycle			\$5:	
		\$3:		00A9	C100	LD 0 (1)	
0040	C400	LDI 00		00AB	94FC	JP \$5	; wait for key to be pressed
0042	CE01	ST @ 1 (2)	; clear displays 6 and 7	00AD	C8CC	ST KBOARD	; keyboard code to memory
0044	CE01	ST @ 1 (2)		00AF	D40F	ANI 0F	; mask bits 0 - 3
0046	C6FA	LD @ - 6 (2)	; reset PTR 2	00B1	01	XAE	
0048	C100	LD 0 (1)	; load contents of 'adr'			\$6:	
004A	D40F	ANI 0F		00B2	8F0A	DLY 0A	; delay approx. 10 msec.
004C	01	XAE		00B4	C100	LD 0 (1)	
004D	C380	LD - 128 (3)	; fetch 7-segment code	00B6	9402	JP \$7	
004F	CAFE	ST - 2 (2)	; store in display '0'	00B8	90FA	JMP \$6	; wait until key is released
0051	C100	LD 0 (1)				\$7:	
0053	1C	SR	; shift (adr) 4 bits to the right	00BA	8F0A	DLY 0A	; delay approx. 10 msec.
0054	1C	SR		00BC	C4C9	LDI L (TAB)	
0055	1C	SR		00BE	31	XPAL 1	
0056	1C	SR		00BF	C400	LDI H (TAB)	; load PTR 1 with EA of 'tab'
0057	01	XAE		00C1	35	XPAH 1	
0058	C380	LD - 128 (3)	; fetch 7-segment code	00C2	C180	LD - 128 (1)	; fetch 7-segment code
005A	CAFF	ST - 1 (2)	; store in display '1'	00C4	C8B9	ST SEGM 7	
005C	31	XPAL 1		00C6	3F	XPPC 3	; jump back for
005D	C81D	ST P1L	; store (PTR 1)	00C7	90DA	JMP LDKB	; new start
005F	35	XPAH 1				TAB:	
0060	C81B	ST P1H		00C9	3F	• BYTE 3F, 06, 5B, 4F, 66, 6D, 7D, 07	
0062	C4A2	LDI L (LDKB) - 1		00CA	06		
0064	33	XPAL 3		00CB	5B		
0065	C400	LDI H (LDKB)	; start 'LDKB' (= keyboard	00CC	4F		
0067	37	XPAH 3	; routine)	00CD	66		
0068	3F	XPPC 3		00CE	6D		
0069	C010	LD KBOARD		00CF	7D		
006B	E480	XRI X'80		00D0	07		
006D	9C10	JNZ \$4		00D1	7F	• BYTE 7F, 6F, 77, 7C, 58, 5E, 79, 71	
		\$11		00D2	6F		
006F	C00B	LD P1L		00D3	77		
0071	31	XPAL 1	; reload PTR 1	00D4	7C		
0072	C009	LD P1H		00D5	58		
0074	35	XPAH 1		00D6	5E		
				00D7	79		
				00D8	71		
						• END	




Figure 8. The flow-diagram for the HEX I/O loader programme. See table 5.

Table 6. The start routine.


Table 6.		
0000	08	NOP
0001	C400	LDI 00
0003	33	XPAL 3
0004	C41E	LDI X'1E
0006	37	XPAH 3
0007	3F	XPPC 3

to user's programme'. A suitable start routine is shown in table 6; this routine must be entered (using the data switches) before operating the NRST key to start the user's programme. If a start address other than 1E00 is used, the start routine must be modified accordingly.

In order to be able to use the HEX I/O loader programme again, the beginning of this programme must be restored to its original state.

It must be admitted that the start procedure for the user's programme is slightly awkward. However the alternative would involve further lengthening of the 200-byte loader programme, and without a cassette interface this is not really practical. Once the system is equipped with a cassette interface however, a programme of this length need be keyed into memory once only, since it can then be stored permanently on tape. Details of the cassette interface for the SC/MP will follow in a subsequent article.

8



Missing link

Experience has shown that the SC/MP II will not always work reliably in combination with the RAM I/O card. The reason is that the SC/MP II has a lower fan-out than the older SC/MP, for which the system was originally designed. The problem can usually be solved by replacing IC4, IC5 and IC14 on the RAM I/O card by their 'low-power' equivalents: 74LS75 for IC4 and IC5, and 74LS00 for IC14. If the problem persists after this modification, several ICs on the CPU card can also be replaced by their low-power equivalents: IC7 = 74LS00 and IC9 .. IC12 = 74LS125.

An extra decoupling capacitor, C7, has been added on the memory card (EPS 9863) — as can be seen in the top right-hand corner of the component layout shown in figure 5 (part 3). The value should be 150 n.